Form PTO-1449	APPLICANT: David T. Blaauw et al.	80
LIST OF PATENTS AND		<u> </u>
PUBLICATIONS		*
FOR INFORMATION	ATTY. DOCKET #: SC11708TS	APPL. #: Unknown
DISCLOSURE STATEMENT		
(Use Several Sheets if Necessary)	FILING DATE: Concurrently Herewith	GROUP: Unknown

U.S. PATENT DOCUMENTS

EXAMINER		DOCUMENT	ISSUE	NAME	CLASS	SUBCLASS	FILING DATE
INITIAL		NUMBER	DATE	NAME	CLASS	30DCLA33	IF APPROPRIATE
	AA						
	AB						
	AC						
	AD					ECE	マロリ
	AE						
	AF					SEP 18	3 2002
	AG						. 6.66
	AH				lec	nnology C	enter 2100
	AI						
	AJ						
	AK	-					

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE (#43)	COUNTRY	CLASS	SUBCLASS
	AL					
	AM					
	AN					
	AO		/ Car - 1			
	AP					

OTHER INFORMATION (Including Author, Title, Date, Pertinent Pages, Etc.)

AR	Burks et al., "Incorporating Signal Dependencies into Static Transistor-Level Delay Calculation," ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, pp. 110-119 (1997).
AS	McDonald et al., "Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis," 38th Design Automation Conference Proceedings 2001 pp. 283-288.
АТ	Rao et al., "Eins TLT: Transistor Level Timing with Eins Timer," Proceedings from International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, IEEE Circuits and Systems Society, pp. 1-6 (1999).
AU	
AV	
AW	
AX	
AY	
AZ	DATE CONGRESSES

EXAMINER

DATE CONSIDERED